A shared random-access memory resource is described which is used within real-time data acquisition and control systems with multiprocessor and multibus organizations. Hardware and software aspects are discussed in a specific example where interconnections are done via a UNIBUS. The general applicability of the approach is also discussed.
Background
The recent advent of inexpensive computer processors and the drastic decrease in price of core and semiconductor random access memory make modern architectures for data acquisition and control systems feasible which avoid many of the limitations imposed for economic and other reasons on older structures. Instead of using one computer processor for many different functions as in traditional time sharing concepts, new architectures, such as the dis6ributed function architecture, described elsewhere,1 have the tendency to dedicate a processor and memory to one or a small set of compatible functions. These processor/memory combinations comprise functional nodes. A complete system consists of a network of interconnected functional nodes.
Such an architecture leads to multibus, multinode configurations, as shown in an example in Fig. 1 , and as conceptually described elsewhere. A master control node including a PDPll/40 processor controls via an experiment control node a neutron spectrometer including a position sensitive detector. [10] [11] [12] The data collected from the detector is processed by the data input node, a special purpose direct memory increment processor. This processor inserts the data into a random access memory, here called shared memory resource, of a potential size of several million words. A display node provides an on-line display function on a cathode ray tube using the data in process of being collected as a source.
Shared Memory Resource A significant element of such an architecture is a random access memory resource where large common data arrays of up to several million words and common control parameters are stored and can be accessed by several functional nodes. Such a random access memory resource includes: a. a multiport memory control (MPMC) which provides access from several processors to the memory segments of the shared memory resource; b. one or several memory segments; and c. the allocation and access software, which operates at each of the accessing nodes.
Multiport Memory Control As Fig. 2 shows, the multiport memory control includes: Figure 1 Application Node Typical Configuration a. a set of access ports where one functional node is connected to each port; b. an internal tri-state bus with a bus arbitrator; and c. a set of memory ports where one memory segment is connected to each port. Access Ports Up to 16 functional nodes can be connected to the shared memory resource via up to 16 access ports. An access port communicates with a connected processor either via a standard UNIBUSt or via an extended UNIBUS. An extended UNIBUS resembles two physical bus cables where the additional cable carries the high order address bits A18 to A29.
One of the possible processors connected to an access port is a PDPll. Such a processor has a logical address space of 28K words (1K = 1024). This logical address space is subdivided into regions depending on the function performed tj the processor. An example, as described elsewhere, is shown in Fig. 3 . A region of 4K words between the addresses 1400008 and 1600008 is assigned as a window through which the processor accesses the shared memory resource. This logical address space is mapped as shown in Fig. 3 The entire physical address is provided at the input of the access port. This situation often arises when a special purpose node sorts experimental data in real time into large arrays. In the application example given previously the direct memory increment node sorts data collected from the position sensitive detector into the shared memory resource via an extended UNIBUS. One access port is designated a master access port. All others are considered slave access ports.
The processor connected to the master access port may temporarily lock out access to all slave ports. This feature is necessary for memory allocation purposes as explained in a subsequent paragraph.
b. the high order address bits can be provided either by the map address register or by the UNIBUS extension as described previously; c. the start of the logical address space of the access window can be selected; d. the length of the above mentioned address space can be selected; and e. the addresses of the address port device registers can be selected. An access port contains four device registers. This register contains status information as shown in Table 1 . Multi-port Memory
Control Access Port
Five access-port-specific functions and address bit arrangements can be selected by manual switches and jumpers. They are:
a. the port can be protected against a WRITE access;
The access port is designed on one printed circuit module occupying six segments of a standard PDPll connector block. The contents of registers 1, 2 and 3, as well as internal hardware states, are displayed on light emitting diodes along the top of the module. This allows for simplified diagnosis of errors and for easy observation of system performance.
Memory Ports
Up to 16 commercial UNIBUS compatible memory segments can be connected via the 16 memory ports. One port is assigned for one memory segment. A memory segment comuinicates with the port either via a standard UNIBUS which restricts the size of the segment to 128K words or it communicates via an extended UNIBUS as described above. In the latter arrangement the size restriction does not exist; however, a slight modification of the address decoding used in commercially delivered segments is usually necessary.
Internal Bus
Transfers between the access ports and the memory ports are accomplished overan internal tri-state bus under the control of a bus arbitrator. The arbitrator uses a round-robin algorithm for the scheduling of concurrent access requests. The arbitrator scans the ports with a frequency of 5 MHz, hence in a four port system, a given port is polled every 800 ns. If a polled port has a request pending, scanning is halted and the port is allowed one memory access*. Afterwards scanning is resumed. This algorithm was chosen over a port priority system to insure that a port cannot monopolize the shared memory resource. The arbitrator has been constructed as an independent printed circuit module. Other algorithms would require the design of a different arbitrator module.
The total instantaneous memory cycle of a processor to a memory location in the shared memory resource depends on:
a. Table ( LAAT)
The LAAT links the logical array identifier used at the FORTRAN level to an allocation control block ACB which defines the physical attributes of the A one-to-one correspondence exists between the contents of an ACB and common block MEMMGl except for the last entry ACBAD. ACBAD contains the logical address of a specified ACB. The variable IS is a return parameter containing error information in all shared memory resource routines. The allocation routines are described below in detail. Figure 5 shows a photograph of an implemented memory port controller. 
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